🔁 Cache Coherence - hello · Scour

CUDABeaver: Benchmarking LLM-Based Automated CUDA Debugging ⏪Deoptimization

Cache Use Cases Explained: Latency Cache vs. Capacity Cache 💾Cache Design

read.thecoder.cafe·6d·r/SoftwareEngineering, r/coding

Locality of Reference ⚡Cache Optimization

en.wikipedia.org·6d·Hacker News

nviennot/core-to-core-latency: Measures the latency between CPU cores 📊Intel PMU

github.com·9h·Hacker News

Is 3-Bit KV Cache the Holy Grail? A Reality Check on Google’s TurboQuant 🏗Computer Architecture

towardsai.net·3d

The M:N Concurrent Model — A Complete Guide. From First Principles to Production Schedulers 🧵Lightweight Threads

0xkiire.com·3d·Hacker News, r/golang, r/rust

How CPU Memory and Caches Work [video] 🧠Memory Management

youtube.com·3d·Hacker News

Position: AI Security Policy Should Target Systems, Not Models 🛡️AI Security

How Unsloth and Nvidia made LLM training 25% faster on consumer GPUs 🔄Hardware Transactional Memory

unsloth.ai·5d·Hacker News

Built a dpdk-inspired lock-free queue and found some surprising perf behavior 🌊DPDK Mempool

github.com·2d·r/cpp

Evaluating Geekbench 6 ⚙️Performance Profiling

chipsandcheese.com·4d·Hacker News, r/hardware

Enabling A Critical Phase in SoC Development 🎛️SmartNICs

semiengineering.com·6d

A new era for memory-management maintainership 🧱Slab Allocation

·5d

Why does AI memory fail at connecting facts? I ran the benchmarks to find out 🔄Memory Ordering

yourmemoryai.xyz·3d·Hacker News, r/SideProject

Building Better Agents: LLM Memory Types and Trade-Offs 🧠Memory Models

blog.n8n.io·5d

Compressing KV caches with a related model 🌊Memory Bandwidth

fergusfinn.com·4d·Hacker News

Part 1 ⚡LMAX Disruptor

modular.com·4d

yantrikos/yantrikdb: Cognitive memory engine for AI agents — temporal decay, contradiction detection, autonomous consolidation, knowledge graph, ANN recall via HNSW. Embeddable Rust library with Python bindings; powers yantrikdb-server (HTTP gateway, MCP server, openraft cluster). AGPL. 🎴TAO

github.com·7h·Hacker News

Powering AI At Scale: Why 3D-ICs Demand A New Approach To Power Integrity ⚙️CPU Microarchitecture

semiengineering.com·5d

CHERIoT-Ibex: Closing the door on memory safety vulnerabilities with hardware-enforced protection 🛡️Memory Safety

techcommunity.microsoft.com·3d

Sign up or log in to see more results

Log in to enable infinite scrolling